Run-Time Cache Bypassing
نویسندگان
چکیده
منابع مشابه
WCET Analysis of Parallel Benchmarks using On-Demand Coherent Cache
The rise of multi-core architectures has reached the embedded hard real-time domain, in which predictable timing behaviour is the key factor. Although cache memory and even cache coherence mechanisms are provided in most of these systems, when it comes to the execution of timing critical applications, caches are typically disregarded and accesses to shared data are performed uncached. There is ...
متن کاملA Survey of Cache Bypassing Techniques
With increasing core-count, the cache demand of modern processors has also increased. However, due to strict area/power budgets and presence of poor data-locality workloads, blindly scaling cache capacity is both infeasible and ineffective. Cache bypassing is a promising technique to increase effective cache capacity without incurring power/area costs of a larger sized cache. However, injudicio...
متن کاملA Dueling Segmented LRU Replacement Algorithm with Adaptive Bypassing
In this paper we present a high performance cache replacement algorithm called Dueling Segmented LRU replacement algorithm with adaptive Bypassing (DSB). The base algorithm is Segmented LRU (SLRU) replacement algorithm originally proposed for disk cache management. We introduce three enhancements to the base SLRU algorithm. First, a newly allocated line could be randomly promoted for better pro...
متن کاملSupplementary Materials to Adaptive and Transparent Cache Bypassing for GPUs
ABSTRACT This document is the supplementary supporting file to the corresponding SC-15 conference paper titled Adaptive and Transparent Cache Bypassing for GPUs. In this document, we first show the experiment figures for the four extra GPU platforms that cannot fit into the original paper due to page limitation. We then show the simulation results for the hardware approach that attempts to redu...
متن کاملCache Bypassing and Checkpointing to Circumvent Data Security Attacks on STTRAM
Spin-Transfer Torque RAM (STTRAM) is promising for cache applications. However, it brings new data security issues that were absent in volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). This is primarily due to the fundamental dependency of this memory technology on ambient parameters such as magnetic field and temperature that can be exploited to tamper wi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Computers
دوره 48 شماره
صفحات -
تاریخ انتشار 1999